Power MOSFET

25 V, 65 A, Single N-Channel, DPAK/IPAK

Features

- Trench Technology
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- These are Pb-Free Devices

Applications

- VCORE Applications
- DC-DC Converters
- High/Low Side Switching

MAXIMUM RATINGS (T_J = 25°C unless otherwise stated)

Para	Parameter				
Drain-to-Source Vo	Drain-to-Source Voltage				V
Gate-to-Source Vol	Gate-to-Source Voltage			±20	V
Continuous Drain Current R _{BJA}			I _D	13	Α
(Note 1)		T _A = 85°C		10	
Power Dissipation $R_{\theta JA}$ (Note 1)		T _A = 25°C	P _D	2.0	W
Continuous Drain Current R _{BJA}		T _A = 25°C	ID	10.4	Α
(Note 2)	Steady State	T _A = 85°C		8.0	
Power Dissipation R _{θJA} (Note 2)	State	T _A = 25°C	P _D	1.28	W
Continuous Drain Current R _{θJC}		T _C = 25°C	I _D	65	Α
(Note 1)		T _C = 85°C		50	
Power Dissipation $R_{\theta JC}$ (Note 1)		T _C = 25°C	P _D	50	W
Pulsed Drain Current	t _p =10μs	T _A = 25°C	I _{DM}	130	Α
Current Limited by P	ackage	T _A = 25°C	I _{DmaxPkg}	45	Α
Operating Junction a Temperature	Operating Junction and Storage Temperature				°C
Source Current (Bod	IS	42	Α		
Drain to Source dV/c	dV/dt	6	V/ns		
Single Pulse Drain-to-Source Avalanche Energy (T_J = 25°C, V_{DD} = 50 V, V_{GS} = 10 V, I_L = 13 A_{pk} , L = 1.0 mH, R_G = 25 Ω)			EAS	84.5	mJ
Lead Temperature for (1/8" from case for 1		Purposes	TL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


1



ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX
25 V	7.5 mΩ @ 10 V	65 A
	11.1 mΩ @ 4.5 V	65 4



N-CHANNEL MOSFET








CASE 369AA **DPAK** (Bent Lead) STYLE 2

CASE 369AC 3 IPAK (Straight Lead) (Straight Lead

CASE 369D IPAK DPAK)

MARKING DIAGRAMS & PIN ASSIGNMENTS



= Year WW = Work Week 4860N = Device Code = Pb-Free Package

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{ heta JC}$	3	°C/W
Junction-to-TAB (Drain)	$R_{\theta JC-TAB}$	3.5	
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	75	
Junction-to-Ambient – Steady State (Note 2)	$R_{\theta JA}$	117	

- Surface-mounted on FR4 board using 1 sq-in pad, 1 oz Cu.
 Surface-mounted on FR4 board using the minimum recommended pad size.

ELECTRICAL CHARACTERISTICS (T₁ = 25°C unless otherwise specified)

Parameter	Symbol	Test Cond	lition	Min	Тур	Max	Unit
OFF CHARACTERISTICS	-						
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V, } I_D = 250 \mu\text{A}$		25			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /				21		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V, T _J = 25°C				1.0	
		V _{DS} = 20 V	T _J = 125°C			10	μΑ
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$				±100	nA
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_{D}$	= 250 μΑ	1.45		2.5	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J				5.2		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V I _D = 30 A			6.1	7.5	0
		V _{GS} = 4.5 V	I _D = 30 A		8.9	mΩ	
Forward Transconductance	9FS	V _{DS} = 1.5 V, I _D = 15 A			48		S
CHARGES AND CAPACITANCES							
Input Capacitance	C _{ISS}	V _{GS} = 0 V, f = 1.0 MHz, V _{DS} = 12 V			1308		pF
Output Capacitance	C _{OSS}				342		
Reverse Transfer Capacitance	C _{RSS}				169		1
Total Gate Charge	Q _{G(TOT)}				11	16.5	
Threshold Gate Charge	Q _{G(TH)}	\/ 45\/\/	15 V I 00 A		1.2		nC
Gate-to-Source Charge	Q _{GS}	V_{GS} = 4.5 V, V_{DS} =	15 V, ID = 30 A		3.9		
Gate-to-Drain Charge	Q_{GD}				4.7		
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 10 V, V _{DS} =	15 V, I _D = 30 A		21.8		nC
SWITCHING CHARACTERISTICS (Note	4)						
Turn-On Delay Time	t _{d(ON)}				12.2		
Rise Time	t _r	V _{GS} = 4.5 V, V _I	_{DS} = 15 V,		20.1		1
Turn-Off Delay Time	t _{d(OFF)}	$V_{GS} = 4.5 \text{ V}, V_{DS} = 15 \text{ V},$ $I_{D} = 15 \text{ A}, R_{G} = 3.0 \Omega$			15.2		ns
Fall Time	t _f				4.3		1
Turn-On Delay Time	t _{d(ON)}				7.1		
Rise Time	t _r	V _{GS} = 11.5 V, V	_{DS} = 15 V,		17		1
Turn-Off Delay Time	t _{d(OFF)}	$I_D = 15 A, R_G$	= 3.0 Ω		22		ns
Fall Time	t _f				2.3		1


- 3. Pulse Test: pulse width \leq 300 μ s, duty cycle \leq 2%. 4. Switching characteristics are independent of operating junction temperatures.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	Symbol	Test Cond	ition	Min	Тур	Max	Unit
DRAIN-SOURCE DIODE CHARACT	ERISTICS				-		•
Forward Diode Voltage	V_{SD}	V _{GS} = 0 V.	T _J = 25°C		0.9	1.2	V
		$V_{GS} = 0 V,$ $I_{S} = 30 A$	T _J = 125°C		0.76		
Reverse Recovery Time	t _{RR}	V _{GS} = 0 V, dIS/dt = 100 A/μs, I _S = 30 A			12.7		ns
Charge Time	t _a				7.0		
Discharge Time	t _b				5.7		
Reverse Recovery Charge	Q _{RR}				3.5		nC
PACKAGE PARASITIC VALUES					-		
Source Inductance	L _S				2.49		nH
Drain Inductance, DPAK	L _D	T _A = 25°C			0.0164		
Drain Inductance, IPAK	L _D				1.88		
Gate Inductance	L _G				3.46		
Gate Resistance	R_{G}				0.75		Ω

Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.


TYPICAL PERFORMANCE CURVES



60 $V_{DS} \ge 10 \text{ V}$ _D, DRAIN CURRENT (AMPS) 50 40 30 20 T_J = 125°C 10 = 25°C $T_J = -55^{\circ}C$ 0 0 4 2 3 5 V_{GS}, GATE-TO-SOURCE VOLTAGE (VOLTS)

Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On-Resistance vs. Gate-to-Source Voltage

Figure 4. On-Resistance vs. Drain Current and Gate Voltage






Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current vs. Drain Voltage

TYPICAL PERFORMANCE CURVES




Figure 7. Capacitance Variation




Figure 8. Gate-To-Source and Drain-To-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy vs. Starting Junction Temperature

TYPICAL PERFORMANCE CURVES




Figure 13. Thermal Response

ORDERING INFORMATION


Device	Package	Shipping [†]
NTD4860NT4G	DPAK (Pb-Free)	2500 / Tape & Reel
NTD4860N-1G	IPAK (Pb-Free)	75 Units / Rail
NTD4860N-35G	IPAK Trimmed Lead (3.5 \pm 0.15 mm) (Pb-Free)	75 Units / Rail

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

DPAK (SINGLE GAUGE)

CASE 369AA-01 **ISSUE A**




- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.

	INC	HES	MILLIM	ETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.22
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.025	0.035	0.63	0.89
E	0.018	0.024	0.46	0.61
F	0.030	0.045	0.77	1.14
Н	0.386	0.410	9.80	10.40
J	0.018	0.023	0.46	0.58
L	0.090	BSC	2.29	BSC
R	0.180	0.215	4.57	5.45
S	0.024	0.040	0.60	1.01
U	0.020		0.51	
٧	0.035	0.050	0.89	1.27
Z	0.155		3.93	

STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN

SOLDERING FOOTPRINT*




*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

3 IPAK, STRAIGHT LEAD

CASE 369AC-01 ISSUE O




NOTES:

- 1.. DIMENSIONING AND TOLERANCING
- PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: INCH.
- SEATING PLANE IS ON TOP OF DAMBAR POSITION.
- DIMENSION A DOES NOT INCLUDE DAMBAR POSITION OR MOLD GATE.

	INCHES		MILLIN	ETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.22
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
Е	0.018	0.023	0.46	0.58
F	0.037	0.043	0.94	1.09
G	0.090 BSC		2.29	BSC
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.134	0.142	3.40	3.60
R	0.180	0.215	4.57	5.46
٧	0.035	0.050	0.89	1.27
w	0.000	0.010	0.000	0.25

IPAK (STRAIGHT LEAD DPAK)

CASE 369D-01 **ISSUE B**



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.35
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
E	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.090	BSC	2.29	BSC
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.350	0.380	8.89	9.65
R	0.180	0.215	4.45	5.45
S	0.025	0.040	0.63	1.01
٧	0.035	0.050	0.89	1.27
Z	0.155		3.93	

STYLE 2:

PIN 1. GATE

DRAIN
 SOURCE

DRAIN

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and are registered raderians of semiconductor Components industries, Ite (SciLLC) solicit esserves the right to make changes without further holice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative